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Nowadays, most three-phase, “off the shelf” inverters use electrolytic capacitors at the DC bus to provide short term energy storage.
However, this has a direct impact on inverter lifetime and the total cost of the photovoltaic system. This article proposes a novel
control strategy called a 120∘ bus clamped PWM (120BCM). The 120BCM modulates the DC bus and uses a smaller DC bus
capacitor value, which is typical for film capacitors. Hence, the inverter lifetime can be increased up to the operational lifetime of
the photovoltaic panels. Thus, the total cost of ownership of the PV system will decrease significantly. Furthermore, the proposed
120BCM control strategymodulates only one phase current at a time by using only one leg to perform the modulation. As a result,
switching losses are significantly reduced.The full system setup is designed and presented in this paper with some practical results.
1. Introduction
Constantly growing concerns about global warming have
forced many countries to change their energy policy towards
increasing the share of renewable energy resources and
hence reducing CO2 emissions. Significant amounts of these
renewable energy resources are delivered by photovoltaic
(PV) systems with small and medium power, interfaced with
the distribution grid via power electronic voltage source
inverters. In order to bring maximum revenue to the pro-
sumer during the lifetime of the PV system, the power
electronic inverter must have as high efficiency as possible
and as long a life as possible, at a limited cost. A typical pho-
tovoltaic panel has a useful lifetime of 25 years. The inverter
lifespan of roughly 10 years is limited, however, primarily
due to electrolytic capacitor lifetime. Hence, typically, three
inverters will be needed during the exploitation period of a
PV system. [1, 2].
The efficiency of a typical power electronic inverter
that uses hard switching commutation varies between 95%
and 98%, depending on the power electronic switches used
(MOSFET, IGBT, SiC, etc.) and power ratings. To increase
efficiency, losses in the semiconductor switches and the
magnetic components (the output inductive filter) must be
reduced. Semiconductor losses can be split into conduction
and switching losses. Conduction loss can be reduced by
selecting switches with a lower voltage drop across them;
nevertheless it is always present. Switching losses, however,
can be reduced or even eliminated by using soft-switching
techniques such as zero-voltage and zero-current commuta-
tion; in [3], the authors achieved peak efficiency of 97% and in
[4], 98.4%. Soft switching operates with limited dv/dt and/or
di/dt, which have an advantageous effect on electromagnetic
compatibility issues, reduces the thermal stresses on the
power electronic switches, and combined with the limited
dv/dt and/or di/di have a positive impact on the inverter
lifetime. Some of the main drawbacks of these techniques
are (i) operating at rather fixed loads [3, 5], which is not the
case in photovoltaic systems, due to the intermittent nature
of solar irradiation; (ii) requiring additional components and
control signals [3, 6], which increases the control complexity
and physical implementation of the power electronic inverter;
and (iii) operating under a variable carrier frequency [6–
8], which introduces filtration problems. In [8], a power
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electronic inverter topology is proposed using hard switching
techniques, based on MOSFET and IGBT combination per
leg.
The approach uses the MOSFET to perform the current
modulation and it is switched with the nominal carrier fre-
quency, while the IGBT is switched with the grid frequency.
The advantage of the better free-wheeling IGBT diode is
used in this approach, and the authors report decreasing
the switching losses by 33%. The advantage of this approach
is that no additional components or complex controls are
required, which renders the approach extremely attractive.
Another possibility for reducing switching losses is to use
space vector modulation with 60∘ bus clamping, as studied
in [1, 9]. This is effective at high AC voltage output, where
it reduces total switching cycles by one-third. Although
the above-mentioned techniques offer increased efficiency,
if used in PV applications, they still require a significant
amount of filtering capacitance at the DC bus, which limits
the lifetime of the power electronic inverter.
An alternative to electrolytic capacitors is film capacitors,
which have a lifetime comparable to PV panels, but is not an
economically viable solution, due to their small capacitance
to price and capacitance to volume ratios. In [9], a control
algorithm is proposed that uses two film capacitors of 33𝜇F connected in a symmetrical half bridge power electronic
converter, with dual voltage compensation for stabilizing the
DC bus voltage. The proposed approach is tested on a 1 kW
inverter, and the results show that the 100Hz ripple at the
DC bus can be completely compensated for in steady state
operation, with a minimum capacitance of 33 𝜇F required.
The additional control plus the converter react in such a
way that capacitance is increased; i.e., the converter includes
additional virtual capacitance in the system. Hence, this solu-
tion appears particularly suitable for replacing the electrolytic
capacitors at the DC side. A disadvantage of the approach is
that stabilization is performed via additional hardware, which
requires additional space in physical implementation, as well
as extra control signals.
In [1], a novel control strategy for a single-phase PV
inverter is proposed, which is implemented on a three-
phase IGBT module. The inverter consists of an input boost
converter (one leg of the module), a film capacitor at the
DC bus, and full bridge inverter (leg two and three of the
module), the outputs of which are connected to the grid
through an LC filter. The control strategy injects the phase
current in two stages; i.e., when the grid voltage is lower
than the PV voltage, the control strategy drives only the
full bridge to modulate the phase current. When the grid
voltage is higher than the PV voltage, the control strategy
starts controlling the boost converter. By doing so, the boost
converter ensures a DC bus voltage margin to the full bridge
inverter, which is sufficient for guaranteeing normal current
injection into the grid. This control strategy is able to reduce
bridge switching losses approximately six times, compared to
a state of nonbus clamped control. The other advantage is
that the control strategy is implemented on an inverter that
uses a film capacitor, which ensures a lifetime comparable
with the lifetime of the PV. Moreover, the film capacitor that
is used has a value of 22 𝜇F, which is smaller compared to
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Figure 1: Three-phase inverter 120BCM with modulated DC link.
that used in [9] and is suggested as a possible minimum
value.
In this paper, a control strategy for a three-phase inverter
is proposed that uses a similar approach as [1]. The control
is verified by means of simulations in MATLAB/Simulink
and practical full system setup on a three-phase, three-
leg inverter. The experiments were performed using the
experimental setup to verify the performance of the proposed
control strategy (a 120∘ bus clamped PWM (120BCM)). The
experimental setup consists of three-phase inverter with L
filter and a control board, power board, and voltage and cur-
rent sensors for DC and AC sides [10, 11]. The control board
is composed of dsPICmicrocontroller dsPIC33FJ256GP710A
and it is the main unit used in the implementation to control
the three-phase inverter. It is programmed by MPLAB X
IDEV3.15 software compiler and C language.
This paper is organized as follows. Section 2 provides a
detailed description of the proposed control strategy and the
different time intervals are described. Section 3 provides a
detailed simulation of the presented control algorithm, and
different modulation strategies are compared using numeri-
cal calculations of the switching losses. Section 4 presents the
simulation result with details. Section 5 presents the practical
of three-phase inverter with results and finally Section 6
presents conclusions of the article.
2. 120∘ Bus Clamped PWM
System Configuration
Natural sampling and centered PWM modulations commu-
tate the semiconductor switches during the entire period
of the fundamental current. Thus, if no special measures
are taken such as ZVS and ZCS, switching losses are often
larger than conduction losses.The proposed PWM technique
(120BCM) is based on a partial modulation of the injected
phase current; thereby, switching losses can be significantly
reduced, compared to the classical PWM technique. In order
to evaluate the performance of the 120BCM, the topology
presented in Figure 1 is used. This is a classical three-phase
inverter topology and is connected to the grid through a
star connection. The DC bus capacitor is low value film-
based, which, as noted above, will have a beneficial effect
on inverter lifetime. Three inductors are used to filter out
the current pulsation caused by the modulation frequency.
Prior to starting the operational principle, the following
assumptions are considered in this paper:
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(a) Time interval 0 ≥ 𝜃 ≥ 𝜋/6
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(b) Time interval 𝜋/6 ≥ 𝜃 ≥ 𝜋/2
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(c) Time interval 𝜋/2 ≥ 𝜃 ≥ 5𝜋/6
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(d) Time interval 5𝜋/6 ≥ 𝜃 ≥ 7𝜋/6
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(e) Time interval 7𝜋/6 ≥ 𝜃 ≥ 3𝜋/2
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(f) Time interval 3𝜋/2 ≥ 𝜃 ≥ 11𝜋/6
Figure 2: Six switching configurations in 120∘ BC-PWM control method.
(1) The inverter is supplied with a current source. In
practice, this assumption holds if there is a matching
circuit (for example, a boost converter) between the
renewable source and the inverter that will guarantee
maximum power point operation, as well as a current
source output characteristic.
(2) It is assumed that the input instantaneous power is
constant.
(3) For the sake of maintaining clarity, the matching
block between the renewable energy source and the
inverter is not considered in this paper.
(4) Only positive-sequence current injection is consid-
ered; hence, the instantaneous value of the sum of the
three currents is zero.
(5) The inverter operates in a steady state mode.
As noted above, the operational principle of the 120BCM is
based on partial modulation of the injected phase current.
When only positive-sequence current is being injected, a
natural zero crossing of the phase currents occurs every 60
electrical degrees. Considering the above assumptions, the
120BCM operational principle can be explained as follows.
(i) Interval 0∘ ≤ 𝜃 ≤ 30∘. This interval begins when the
zero crossing of phase current 𝑖𝑎 occurs (𝑖𝑎 becomes positive)
and the duration of it is 30∘. The state of the switches during
the first interval is depicted in Figure 2(a), where it can be
seen that switches S1, S4, S5, and S6 are being controlled.
The modulation for the injected phase currents 𝑖𝑎, 𝑖𝑏, and𝑖𝑐 is performed only by switches S1 and S4, while the other
two switches are kept continuously closed. Considering this
and the above listed assumptions, the injected currents in this
interval can be expressed in
𝐷𝑎1 = V𝑎 − V𝑏𝑉𝑑𝑐 =
V𝑎 − V𝑏
V𝑐 − V𝑏 (1)
𝑖𝑏1 = 𝑖𝑖𝑛V + 𝐷𝑎1𝑖𝑎1
𝑖𝑐1 = 𝑖𝑖𝑛V + (1 − 𝐷𝑎1) 𝑖𝑎1 (2)
whereDa1 is a duty ratio and 𝑖𝑏 and 𝑖𝑐 are themodulated phase
currents in this interval and iinv is the input inverter current.
Since S5 and S6 are closed continuously, the DC bus capacitor
is connected to the line-to-line voltage Vbc. However, the line
current that flows through it is almost negligible compared to
the phase currents, as the DC bus capacitors are rather small
(this study uses a DC bus capacitor of 8 𝜇F). Following this
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Table 1: Mathematical description of the proposed BCPWM technique during the different intervals.
Interval Equation Interval Equation
(𝑉𝑃ℎ𝐵 ≥ 𝑉𝑃ℎ𝐴 ≥ 𝑉𝑃ℎ𝐶)
0 ≥ 𝜃 ≥ 30∘
330∘ ≥ 𝜃 ≥ 360∘
Figure 2(a)
𝐷𝑎1 = 𝑉𝑎 − 𝑉𝑏𝑉𝑑𝑐 =
𝑉𝑎 − 𝑉𝑏𝑉𝑐 − 𝑉𝑏𝑖𝑏1 = 𝑖𝑖𝑛V + 𝐷𝑎1𝑖𝑎1𝑖𝑐1 = 𝑖𝑖𝑛V + (1 − 𝐷𝑎1)𝑖𝑎1
(𝑉𝑃ℎ𝐶 ≥ 𝑉𝑃ℎ𝐴 ≥ 𝑉𝑃ℎ𝐵)
150∘ ≥ 𝜃 ≥ 210∘
Figure 2(d)
𝐷𝑎2 = 𝑉𝑎 − 𝑉𝑐𝑉𝑑𝑐 =
𝑉𝑎 − 𝑉𝑐𝑉𝑏 − 𝑉𝑐𝑖𝑏2 = 𝑖𝑖𝑛V + (1 − 𝐷𝑎2)𝑖𝑎2𝑖𝑐2 = 𝑖𝑖𝑛V + 𝐷𝑎2𝑖𝑎2
(𝑉𝑃ℎ𝐵 ≥ 𝑉𝑃ℎ𝐶 ≥ 𝑉𝑃ℎ𝐴)
30∘ ≥ 𝜃 ≥ 90∘
Figure 2(b)
𝐷𝑐1 = 𝑉𝑐 − 𝑉𝑏𝑉𝑑𝑐 =
𝑉𝑐 − 𝑉𝑏𝑉𝑎 − 𝑉𝑏𝑖𝑎1 = 𝑖𝑖𝑛V + (1 − 𝐷𝑐1)𝑖𝑐1𝑖𝑏1 = 𝑖𝑖𝑛V + 𝐷𝑐1𝑖𝑐1
(𝑉𝑃ℎ𝐴 ≥ 𝑉𝑃ℎ𝐶 ≥ 𝑉𝑃ℎ𝐵)
210∘ ≥ 𝜃 ≥ 270∘
Figure 2(e)
𝐷𝑐2 = 𝑉𝑐 − 𝑉𝑎𝑉𝑑𝑐 =
𝑉𝑐 − 𝑉𝑎𝑉𝑏 − 𝑉𝑎𝑖𝑎2 = 𝑖𝑖𝑛V + 𝐷𝑐2𝑖𝑐2𝑖𝑏2 = 𝑖𝑖𝑛V + (1 − 𝐷𝑐2)𝑖𝑐2
(𝑉𝑃ℎ𝐶 ≥ 𝑉𝑃ℎ𝐵 ≥ 𝑉𝑃ℎ𝐴)
90∘ ≥ 𝜃 ≥ 150∘
Figure 2(c)
𝐷𝑏1 = 𝑉𝑏 − 𝑉𝑐𝑉𝑑𝑐 =
𝑉𝑏 − 𝑉𝑐𝑉𝑎 − 𝑉𝑐𝑖𝑎1 = 𝑖𝑖𝑛V + (1 − 𝐷𝑏1)𝑖𝑏1𝑖𝑐1 = 𝑖𝑖𝑛V + 𝐷𝑏1𝑖𝑏1
(𝑉𝑃ℎ𝐴 ≥ 𝑉𝑃ℎ𝐵 ≥ 𝑉𝑃ℎ𝐶)
270∘ ≥ 𝜃 ≥ 330∘
Figure 2(f)
𝐷𝑏2 = 𝑉𝑏 − 𝑉𝑎𝑉𝑑𝑐 =
𝑉𝑏 − 𝑉𝑎𝑉𝑐 − 𝑉𝑎𝑖𝑎2 = 𝑖𝑖𝑛V + 𝐷𝑏2𝑖𝑏2𝑖𝑐2 = 𝑖𝑖𝑛V + (1 − 𝐷𝑏2)𝑖𝑏2
Table 2: Switching states of the proposed 120 BCM.
One Cycle (360∘) Leg A Leg B Leg C
S1 and S4 S3 and S6 S5 and S2
0∘ ≤ 𝜃 ≤ 30∘ PWM 0-1 1-0
330∘ ≤ 𝜃 ≤ 360∘
30∘ ≤ 𝜃 ≤ 90∘ 1-0 0-1 PWM
90∘ ≤ 𝜃 ≤ 150∘ 1-0 PWM 0-1
150∘ ≤ 𝜃 ≤ 210∘ PWM 1-0 0-1
210∘ ≤ 𝜃 ≤ 270∘ 0-1 1-0 PWM
270∘ ≤ 𝜃 ≤ 330∘ 0-1 PWM 1-0
period of 30∘, switch S1 is closed (clamps the DC bus) for 120∘
and modulation is performed by another leg. For this reason,
the proposed PWM control strategy is referred to as 120∘ bus
clamped modulation.
(ii) Interval 30∘ ≤ 𝜃 ≤ 90∘. This interval begins 30∘
after the zero crossing of phase current 𝑖𝑎 occurs (𝑖𝑎 becomes
positive) and its duration is 60∘. The states of the switches
during the first interval are depicted in Figure 2(c), where
it can be seen that switches S1, S6, S5, and S2 are being
controlled. Themodulation for the injected phase currents 𝑖𝑎,𝑖𝑏, and 𝑖𝑐 is again performed only by switches S5 and S2, while
switches S1 and S6 are kept continuously closed. The injected
currents in this interval can be expressed in
𝐷𝑐1 = 𝑉𝑐 − 𝑉𝑏𝑉𝑑𝑐 =
𝑉𝑐 − 𝑉𝑏𝑉𝑎 − 𝑉𝑏 (3)
𝑖𝑎1 = 𝑖𝑖𝑛V + (1 − 𝐷𝑐1) 𝑖𝑐1
𝑖𝑏1 = 𝑖𝑖𝑛V + 𝐷𝑐1𝑖𝑐1 (4)
The operational principle concerning the remaining 4 inter-
vals 90∘ ≤ 𝜃 ≤ 150∘, 150∘ ≤ 𝜃 ≤ 210∘, 210∘ ≤ 𝜃 ≤ 270∘,
and 270∘ ≤ 𝜃 ≤ 330∘ is similar to the described above.
The corresponding equivalent circuits are Figures 2(b), 2(d),
2(e), and 2(f). For more clarity all mathematical equations
describing the different intervals are listed in Table 1 and
a summary of all switching states is given in Table 2. As
can be seen form Figure 2 and Table 2 during all 6 intervals
(60∘ each), the phase currents are always modulated only
by one leg of the power electronic inverter. Thus the total
commutations for the entire inverter are decreased 3 times
compared to the classical full sine PWM technique. Hence,
in general the total switching losses will also decrease. It
occurs at a typical current of 0 to 50% of the peak current
value. In the simplified assumption that the switching losses
would be proportional to voltage and current, the ratio is
approximated.
Integral sine −30∘ to +30∘ /integral sine −90∘ to 90∘ is
(1 − cos (𝜋/6))(cos (0) − cos (𝜋/2))
= 13.4% compared to centred PWM
(1 − cos (𝜋/6))(cos (0) − cos (𝜋/23))
= 26.8% compared to 60∘ bus clamped PWM
(5)
The reality is that switching losses are less than proportional
to current, but that the DC link voltage is also typically 15%
reduced, so that at least a factor 3-4 reduction occurs in
switching loss compared to a 60∘ bus clamped PWM and 4-8
compared to a centered PWM. The exact value depends on
the detailed transistor data and on the way it is controlled.
Note that the duration of the first interval is also 60∘ and
the full length of this interval is 330∘ ≤ 𝜃 ≤ 30∘ but for
simplicity 0∘ was chosen for a starting point.
Active and Passive Electronic Components 5
Bus
Clamped
PWM
Current
 controller
PLL Σ+
_
Current
 controller
Σ
+
_
Current
 controller
Σ
+
_
PLL
PLL
Reference
Current
Former
Reference
Current
Former
Reference
Current
Former
I－００４
Va
ia
Vb
ib
ic,p ic,ref
ib,ref
ia,ref
Vc
ic
c
ib,p
b
ia,p
a
＞1 ３1
＞2 ３4
＞3 ３3
＞4 ３6
＞5 ３5
＞6 ３2
Figure 3: Block diagram of the control block of the BCPWM technique.
3. Control Principle of the BCPWM
The designed controller for the power electronic switches
equippedwith the BCPWM is depicted in Figure 3.The phase
angles are extracted from the three-phase voltages using
a three-phase locked loop (PLL). The output off the PLL
generates three synchronized voltages with the phase voltages
and reference amplitude of 1V. The reference current of each
phase is created using the PLL signal for the correspond-
ing phase, which is multiplied with the maximum allowed
current that can be delivered by the primary source (PV)
determined by the MPPT (the MPPT is outside the scope of
this work).Then, the reference current is subtracted from the
measured phase current, giving an error current signal. This
error is passed to a conventional proportional-integral (PI)
controller. The output signal of the PI controller is compared
with a triangular signal and themodulated signal is processed
by a block, where the 120BCM modulation is embedded.
In this block, Boolean logic is used to implement the 60∘
modulations, where the logic equations are derived as shown
in (6) to (11).
The “+” means logical OR, multiplication means logical
AND, the operators “<” and “>” are used to represent the
conditional function “if”, 𝑖𝑥,𝑝 is the instantaneous value of
respective reference currents delivered by the PLL, and PWM
is the signal generated by the comparison between the PI
output and the triangular signal, as shown in Figure 5. In this
study, dead time is neglected; however, in real implementa-
tion, this should be taken into account.
𝑆1,𝑃𝑊𝑀 = (𝑖𝑎,𝑝 > 𝑖𝑏,𝑝) (𝑖𝑎,𝑝 > 𝑖𝑐,𝑝)
⋅ ((𝑖𝑏,𝑝 ≥ 𝑖𝑎,𝑝) (𝑖𝑎,𝑝 ≥ 0) + (𝑖𝑐,𝑝 ≥ 𝑖𝑎,𝑝) (𝑖𝑎,𝑝 ≤ 0)
+ (𝑖𝑐,𝑝 ≥ 𝑖𝑎,𝑝) (𝑖𝑎,𝑝 ≥ 0) + (𝑖𝑏,𝑝 ≥ 𝑖𝑎,𝑝) (𝑖𝑎,𝑝 ≤ 0))
⋅ 𝑃𝑊𝑀
(6)
𝑆4,𝑃𝑊𝑀 = 𝑆1,𝑃𝑊𝑀 (7)
𝑆2,𝑃𝑊𝑀 = (𝑖𝑏,𝑝 > 𝑖𝑎,𝑝) (𝑖𝑏,𝑝 > 𝑖𝑐,𝑝)
⋅ ((𝑖𝑐,𝑝 ≥ 𝑖𝑏,𝑝) (𝑖𝑏,𝑝 ≥ 0) + (𝑖𝑎,𝑝 ≥ 𝑖𝑏,𝑝) (𝑖𝑎,𝑝 ≤ 0)
+ (𝑖𝑎,𝑝 ≥ 𝑖𝑏,𝑝) (𝑖𝑏,𝑝 ≥ 0) + (𝑖𝑏,𝑝 ≥ 𝑖𝑐,𝑝) (𝑖𝑐,𝑝 ≤ 0))
⋅ 𝑃𝑊𝑀
(8)
𝑆5,𝑃𝑊𝑀 = 𝑆2,𝑃𝑊𝑀 (9)
𝑆3,𝑃𝑊𝑀 = (𝑖𝑐,𝑝 > 𝑖𝑏,𝑝) (𝑖𝑐,𝑝 > 𝑖𝑎,𝑝)
⋅ ((𝑖𝑎,𝑝 ≥ 𝑖𝑐,𝑝) (𝑖𝑐,𝑝 ≥ 0) + (𝑖𝑐,𝑝 ≥ 𝑖𝑏,𝑝) (𝑖𝑐,𝑝 ≤ 0)
+ (𝑖𝑏,𝑝 ≥ 𝑖𝑐,𝑝) (𝑖𝑐,𝑝 ≥ 0) + (𝑖𝑐,𝑝 ≥ 𝑖𝑎,𝑝) (𝑖𝑎,𝑝 ≤ 0))
⋅ 𝑃𝑊𝑀
(10)
𝑆6,𝑃𝑊𝑀 = 𝑆3,𝑃𝑊𝑀 (11)
4. Validation of the Proposed 120BCM
Technique by Means of Simulation
The performance of the 120BCM is evaluated in a simulation
environment using MATLAB-Simulink. The connection dia-
gram for the three-phase inverter equipped with the 120BCM
control algorithm is depicted in Figure 1. The three-phase
inverter is supplied with a DC current of 13.5A and it is
connected to the grid via three differential inductor filters,
La, Lb, and Lc. The grid is represented by a line impedance of
0.1+j0.0314, which is a typical impedance value for low voltage
distribution grids [12, 13] and an ideal three-phase voltage
source. Detailed data concerning the connection diagram is
shown in Table 3.
4.1. Simulation Results. The driving pulses used by S1 and S4
generated by the PWM block are depicted in Figure 4, where
it can be seen that the driving pulses are present during the
first 1/6th and 5/6th of the period.This interval is described in
Figures 2(a) and 2(b).The current that flows through switches
S1 and S4 is also depicted in Figure 6.
As can be seen, the modulation of the current injected
in phase (a) is being modulated only in the first and last
30∘ interval of the half-wave, while the rest of the current
waveform is being modulated by the remaining legs of the
inverter. In the transition intervals, a small transient of
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Table 3: Data used in the Simulink model.
Parameter Value
Grid Voltage 400V(L-L)
Grid Frequency 𝑓𝑔 50Hz
Line impedance 0.1+j0.0314
Filter Inductor La, Lb, Lc 2.5mH
Switching Frequency 25kHz
Film capacitor Cdc 8 𝜇F
Inverter rms dc current 𝐼inv 13.5A
Total injected active power 6.6 kW
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Figure 4: The modulation of the current injected in phase (A).
the current occurs, which is also shown in Figure 4. These
transients are always present when the 120BCM switches
between time intervals, which is the reason for the small
transient at the top of the sine wave of the injected current.
The other phase currents, 𝑖𝑏 and 𝑖𝑐, have identical waveforms,
but are 120∘ phase shifted.
Another important aspect of the grid connected inverters
is their total harmonic distortion limit (THD). According
to IEC 61000-3-2 [14], the THD of the inductor currents
must not exceed 5%. Due the small transients between the
different intervals, a spectrum analysis is performed on the
phase currents, which is depicted in Figure 5.The harmonics
under investigation range from fundamental up to the 41st
harmonic, which is the maximum covered by [14].
The fundamental peaks up to 13.6 A, which is its
nominal value; however, more attention is paid to higher
order harmonics. Figure 5 shows that the higher order har-
monics magnitude is relatively low, complying with [14].
Furthermore, despite the partial modulation technique (60
electrical degrees per interval), the THD for each phase does
not exceed 2.9%, which complies with [14] and makes the
proposed 120BCM extremely suitable for renewable energy
applications.
Finally, the obtained simulation results of the phase
voltages at the inverter terminals and the injected currents
are presented in Figure 6. The results show that despite the
current being modulated in split intervals using independent
controllers, the wave forms have pure sinusoidal forms with
very small distortions. Furthermore, the reference current
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Figure 5: Harmonic content of the three-phase currents where y ∈[1..40]-IEC61000-3-2.
６a
６b
６c
0.01 0.02 0.03 0.040
time [s]
−10
0
10
） Ｒ
）a
）b
）c
）b,ref
[A
]
−200
0
200
６
Ｊ
Ｈ
[V
]
Figure 6: Phase voltages at the inverter terminals, injected phase
currents, and reference current comparison.
𝐼𝑏,𝑟𝑒𝑓 is depicted on the top of the injected ones by the black
dashed line, and it is noted that the PI controller is able to
track the reference currents very well, without the need for
feed forward controls, which significantly simplifies practical
implementation. The other two reference currents are also
tracked with the same performance, but are not depicted in
Figure 6.
As noted above, the three-phase inverter connection is
without a neutral. The simulation results obtained for the
DC bus voltage are shown in Figure 7, together with the
line-to-line voltages 𝑉𝑎𝑏, 𝑉𝑏𝑐, and 𝑉𝑐𝑎, as well as the inverter
voltage, which in this particular modulation technique is a
sufficient margin to allow for proper current injection into
input current Iinv. It is noted that the DC bus voltage has
three-phase full bridge rectifier; additionally, it can be seen
that the DC bus voltage is slightly higher that the line-to-line
waveform, significantly resembling the one obtained after a
grid. A standard inverter will need a margin of 10V to 20V
between the peak value of the grid line-to-line voltage and
the DC bus voltage [13]. Additionally, taking into account the
grid voltage fluctuation set by EN50160 [15], which allows for
a 10% upper threshold, the DC bus voltage becomes at least
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Figure 7: Obtained simulation results of the dc bus voltage 𝑉𝑑𝑐 and
inverter dc bus current Iinv.
620V, and the margin mentioned above the final value will be
at least 630 V.
4.2. Switching Loss Calculation in Semiconductor Devices.
Switching loss calculation can sometimes be a difficult
endeavor, especially when PWM is involved. Since the major-
ity of losses of the inverter are composed of conduction
losses, switching losses, and losses in the magnetic material
in the magnetic components (output filters), then it is very
difficult to segregate and evaluate each loss independently
by means of experiment. Furthermore, the assessment of
each of the losses becomes even more difficult because of
the different modulation intervals that are introduced by the
partial modulation of 120BCM and 60PWM. Therefore, a
numerical calculation can be used to assess the switching
losses so that an easy and fast evaluation can be performed.
In [12], the author proposes a cycle-by-cycle calculation for
switching losses, and then the individual losses are summa-
rized.Thismethod provides quite accurate results; however, it
is designed for central modulation. In [16], a methodology of
loss calculation is presented that uses linear approximations
to obtain the different parameters, such as turn-on and
turn-off energy, needed for the switching loss calculation,
with satisfying results. In this article a combination of the
cycle-by-cycle approach and linear approximation of the
required parameters are used to calculate the losses of the
different PWM techniques. Based on these two approaches,
the following equation for losses calculation of the half-sine
modulated signal for 0∘ to 180∘ is obtained:
𝑃𝑡𝑜𝑡 = ( 𝑛∑
0
𝐸𝑜𝑛 (𝑖𝑜𝑛 (𝑛)𝐼𝐷 )
𝛼 (𝑉𝑑𝑐 (𝑛)𝑉𝑐𝑐 )
𝛽
+ 𝑛∑
0
𝐸𝑜𝑓𝑓 (𝑖𝑜𝑛 (𝑛)𝐼𝐷 )
𝛼 (𝑉𝑑𝑐 (𝑛)𝑉𝑐𝑐 )
𝛽)2𝑓𝑔
(12)
where 𝐸on is the turn-on energy loss, 𝐸off is the turn-off
energy loss, 𝑖on(𝑛) is the instant value of the current at turn-
on, 𝑖off (𝑛) is the instant value of the current at turn-off, 𝐼𝐷 is
the drain current and 𝑉CC is the voltage at which the energy
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Figure 8: Current ripple during one half-sine, used for the loss
switching calculation.
is measured, and 𝑉dc(n) is the instant value of the DC bus
voltage. Since this is the loss calculated for one half period,
a transistor, multiplication by two is needed to obtain the
full leg period. Suppose that the current flowing through the
switches is the one shown in Figure 8where the current ripple
plus the fundamental are used in (12), and also the switching
loss has been taken proportional to current (corresponding
with the data) and linear approximations are used to calculate
the losses as suggested in [17]. The exponent coefficients 𝛼
and 𝛽 represent the current and voltage dependency of the
variation from the nominal values used in the datasheets. A
special case is formed: if 𝛼=1 and 𝛽=1, then the switching
losses are linear with the variation from the nominal values.
According to [18] for IGBT switches the current dependency
is 𝛼=1 which is a linear approximation while 𝛽=1.2..1.4.
Nevertheless, these coefficients are dependent on the transis-
tor manufacturer and also transistor type. In [19–22], more
accurate methodologies for assessing the switching losses are
proposed; however, their drawback is the high complexity
and also difficulty to being implemented in practice.
It was noted previously that a standard inverter needs
some degree of a DC bus voltage margin. However, to better
assess the performance of the different modulation control
strategies, the DC bus voltage for all three calculations is kept
at 560V. The switching losses equation used for the 60∘ bus
clamped method is similar to (12), but the switches clamp to
the DC bus voltage for a 60∘ period, where switching losses
are not present. Then (12) can be rewritten as
𝑃𝑡𝑜𝑡 = (𝜋/3∑
0
𝐸𝑜𝑛 𝑖𝑜𝑛 (𝑛)𝐼𝐷
𝑉𝑑𝑐 (𝑛)𝑉𝑐𝑐 +
𝑛∑
2𝜋/3
𝐸𝑜𝑛 𝑖𝑜𝑛 (𝑛)𝐼𝐷
𝑉𝑑𝑐 (𝑛)𝑉𝑐𝑐
+ 𝜋/3∑
0
𝐸𝑜𝑓𝑓 𝑖𝑜𝑓𝑓 (𝑛)𝐼𝐷
𝑉𝑑𝑐 (𝑛)𝑉𝑐𝑐
+ 𝑛∑
2𝜋/3
𝐸𝑜𝑓𝑓 𝑖𝑜𝑓𝑓 (𝑛)𝐼𝐷
𝑉𝑑𝑐 (𝑛)𝑉𝑐𝑐 )2𝑓𝑔
(13)
The switching losses for 120BCM can be calculated by (13),
but the intervals must be changed 𝜋/6 for the first part of the
half-sine and 5𝜋/6 for the last part of the half-sine. In this
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Figure 9: Full system designed setup of three-phase inverter under
(120BCM).
(a)
(b)
Figure 10: Upper and Lower PWM of three-phase inverter under
120-BCM.
modulation technique, however, the DC bus voltage is not
constant, as shown in Figure 9, and there the instant value it
is used in (13).
The switching losses are calculated for two different
switches: IRG4PH40UD and C3M0065090D, where the first
is an IGBT and the second is a SiC type. The energy at turn-
on and turn-off is shown in Table 4.The original values of the
currents and voltages at which the energies are obtained are
also listed in the same table.
The results of the per cycle calculations for the two types
of transistors are listed in Table 5. As expected, the central
PWM results in significant switching losses per switch, as
well as total losses when IGBT are used. By the improved
switching performance of the SiC transistors, the losses are
Table 4: Switches data used for the cycle-by-cycle switching loss
calculation.
IRG4PH40UDPbF – IGBT
Parameter Value Conditions
Etot 7.04 mJ @ TJ =150∘C, ID=21 A,
VCC=800V tail and
diode Qrr included
Eon 3.39 mJ
Eoff 3.64 mJ
C3M0065090D
Etot 0.316 mJ @ TJ =150∘C, ID=20
A, VCC=400VEtot 0.225 mJ
Etot 0.091 mJ
further decreased. When the 60∘ bus clamped modulation is
used, the switching losses are reduced almost by half, which
is valid for both types of transistors. This is due to the fact
that the transistor clamps the DC bus voltage at high phase
currents, and switching loses are no longer present. When the
120∘ bus clampedmethod is used, the switching losses in both
IGBT and SiC switches are decreased more than eight times,
compared to the central PWM.The reason for this significant
improvement in losses is as follows. Firstly, the 120BCM
operates at a lower DC bus voltage compared to the other two
modulation techniques. Secondly, the switches are clamped
for a much longer period, which avoids commutating high
currents. The third and final reason is that only one leg
performs the modulation of all phase currents for a period
of 60∘ at lower current values.
The obtained results may differ for different brands and
types of switches. If a less expensive design is required,
IGBT can be used while still delivering good performance.
If SiC devices are used, switching losses are almost entirely
eliminated and the heat sink will be much smaller. This is
also the case for the DC link capacitor; therefore, the total
converter benefits from the specific control strategy.
5. Experimental Setup and Results
Figure 9 presents the full system design of three-phase
inverter; the main components of the system are power semi-
conductor switching, a gate driver circuit that is described
in [23, 24], a three-phase filter, a DC power supply, three-
phase voltage measurement [10], current measuring circuits,
and finally the dsPIC33FG256GB710A as microcontroller.
A 900V SiC MOSFET type C3M0065090D from CREE is
chosen for the power switch with gate driver circuit [23, 25].
ThedsPIC33FG256GB710Amicrocontroller with Explore
16 Kit that is presented in Figure 9 is used to generate the
pulse width modulation and control the three-phase inverter
under 120 BCM. The dsPIC is programmed by C language
and MPLAB X IDEV3.15 software compiler for programing
and debugging [26–28]. This controller is used due to low
power consumption and having 9 pins for comparing PWM
and 16 pins for 10-Bit A/D converter. The dsPIC is often used
in variety of industrial electronic applications.
Figure 10 shows the upper and lower PWM waveforms
under 120 BCM generated by dsPIC microcontroller (for
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Table 5: Calculation results of the switching losses when different modulation techniques are used.
Modulation type Central PWM 60∘ PWM 120BCM
RG4PH40UDPbF-IGBT
Turn-on losses [W] 25.83 12.96 2.88
Turn-off losses [W] 33.01 17.05 3.96
Total losses [W] 58.84 30.01 6.84
Total inverter losses∗ [W] 353.07 180.06 41.04
C3M0065090D-SiC
Turn-on losses [W] 3.59 1.80 0.40
Turn-off losses [W] 1.73 0.89 0.21
Total losses [W] 5.32 2.69 0.61
Total inverter losses ∗[W] 31.92 16.14 3.66
∗ Sum of all switching losses by all six switches.
(a) Injected phase currents by 120BCM (∼200mV/A)
CH1 – 𝐼𝑐, CH2 𝐼𝑎, and CH3 - 𝐼𝑏
(b) Measured phase voltages at the inverter termi-
nals (200V/div) CH1- 𝑉𝑏, CH2- 𝑉𝑐, and CH3 𝑉𝑎
Figure 11: Three-phase inverter output current and grid voltage.
all test waveforms, PhA-Yelow, PhB-Cyan, and PhC-Pink).
The results of the signal detection that performs the partial
modulation are depicted in Figure 10. As can be seen, every
60 degrees only one phase is under the PWM and the others
are ON/OFF, respectively (upper and lower transistors are
opposite under for each phase and PWM).
According to the system setup depicted in Figure 9,
the expectable measurement results of three-phase inverter
output currents and three-phase grid voltages are shown
in the Figure 11. The measurements are taken from the
current sensors of the inverter. In this particular application
three Hall sensors type CASR 15 NP are used in two-turn
configuration which results in an approximate sensitivity of
200mV/A. The gain of the voltage probe used in this inverter
is 1/200 which is enough to attenuate the phase voltages to the
acceptable levels of the ADC of the microcontroller.
6. Conclusions
The performance of the proposed 120BCM was extensively
verified by means of simulations. The simulation results
showed that the 120BCM approach significantly reduces
switching losses, compared to state-of-the-art PWM tech-
niques. The advantage in switching losses is in the order of
eight times compared to the centered PWM, and roughly four
times compared to the 60∘ bus clamped PWM, for switching
losses proportional to current and frequency.
Moreover, the 120BCM is suitable for all types of transis-
tor technologies: MOSFET, IGBT, SiC, and GaN. However,
the loss amount will differ depending on the individual
switch characteristics; in general, however, switching losses
will be significantly reduced. It was also demonstrated by
means of simulation that despite the partial modulation of 60
electrical degrees, the quality of the injected phase currents
using independent controllers remains significantly below
the acceptable level of 5%. Furthermore, the combination
of a small nonelectrolytic capacitor, which ensures a long
lifetime for the inverter, and improvements in efficiency
makes the proposed bus clamped PWM control strategy
extremely suitable for renewable energy applications.
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